RISC-V cacheline zero

The cbo.zero instruction was added to RISC-V in early 2022 as part of the "Zicboz" extension (https://github.com/riscv/riscv-CMOs/blob/master/specifications/cmobase-v1.0.pdf). I assume it's going to be available on any forthcoming RISC-V HPC processor (e.g. the Ventana Veyron V1). It is supported by Clang 15+ and GCC 11+.

However, we still need to wait for the QEMU 8 release (https://github.com/qemu/qemu/commit/a939c500793ae7672defe5e3dc83220576a7b202) before we can test it in CI. The multiarch Docker images (https://github.com/multiarch/qemu-user-static) sometimes take a few months after the corresponding QEMU release. If they go straight to QEMU 8.1, we can also switch on SIMD autodetection (https://github.com/qemu/qemu/commit/4333f0924c2f2ca8efaebaed8c24f55f77d8b013).

Requires https://i10git.cs.fau.de/pycodegen/pycodegen/-/merge_requests/16

assigned to @kuron

changed the description

changed the description

added 7 commits

• 75eb43f4...30b55d00 - 6 commits from branch master
• c1ef0dac - Merge remote-tracking branch 'origin/master' into rvv

Compare with previous version

changed the description

added 76 commits

• c1ef0dac...4a2568c6 - 75 commits from branch master
• 5deb105a - Merge remote-tracking branch 'origin/master' into rvv

Compare with previous version

added 1 commit

• 496b25bb - RISC-V cacheline zero

Compare with previous version

changed the description

added 1 commit

• d5cae528 - RISC-V cacheline zero

Compare with previous version

assigned to @holzer and unassigned @kuron

assigned to @kuron and unassigned @holzer

changed the description

added 1 commit

• 8597d398 - RISC-V cacheline zero

Compare with previous version

assigned to @holzer and unassigned @kuron

approved this merge request

merged

mentioned in commit 2f0d53c0