Sizeless vectorization
Surprisingly easy follow-up to !232 (merged) to support sizeless ARM SVE and RISC-V V. It uses some ugly hacks to sneak C functions like svcntb()
into places that expect Python integers. Python duck-typing and SymPy made it possible. Not sure whether this should be merged as-is, but making it nicer would require re-writing CBackend
. At least I couldn't think of a better way to obtain the innermost loop counter and loop stop.
Edited by Michael Kuron
Merge request reports
Activity
mentioned in merge request walberla/walberla!448 (merged)
added 1 commit
- 4d5650d5 - move NontemporalFence and CachelineSize to backend
added 3 commits
-
66ab1f09...17ea6bd2 - 2 commits from branch
master
- db4f654a - Merge branch 'master' into sve
-
66ab1f09...17ea6bd2 - 2 commits from branch
added 13 commits
-
db4f654a...8f72741d - 12 commits from branch
master
- 50b2a2c6 - Merge branch 'master' of i10git.cs.fau.de:pycodegen/pystencils into sve
-
db4f654a...8f72741d - 12 commits from branch
added 7 commits
-
7e2aff1b...269c0bfa - 4 commits from branch
master
- 905bad2b - don't zero cachelines beyond the end of a field
- aeb02000 - Merge remote-tracking branch 'origin/master' into sve
- bf467c1f - Add ARM SVE CI job
Toggle commit list-
7e2aff1b...269c0bfa - 4 commits from branch
mentioned in merge request !245 (merged)
mentioned in commit cc645538
added 8 commits
-
17145997...cc645538 - 7 commits from branch
master
- 622e4f92 - Merge remote-tracking branch 'origin/master' into sve
-
17145997...cc645538 - 7 commits from branch
Please register or sign in to reply