Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
pystencils
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Terms and privacy
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
pycodegen
pystencils
Commits
0fe7727d
Commit
0fe7727d
authored
4 years ago
by
Michael Kuron
Browse files
Options
Downloads
Patches
Plain Diff
Disallow OpenMP + blocking + cacheline-zero
parent
e9bd89c8
No related branches found
No related tags found
1 merge request
!242
Disallow OpenMP + blocking + cacheline-zero
Pipeline
#31784
passed
4 years ago
Stage: test
Changes
1
Pipelines
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
pystencils/kernelcreation.py
+6
-0
6 additions, 0 deletions
pystencils/kernelcreation.py
with
6 additions
and
0 deletions
pystencils/kernelcreation.py
+
6
−
0
View file @
0fe7727d
...
@@ -107,6 +107,12 @@ def create_kernel(assignments,
...
@@ -107,6 +107,12 @@ def create_kernel(assignments,
vectorize
(
ast
)
vectorize
(
ast
)
elif
isinstance
(
cpu_vectorize_info
,
dict
):
elif
isinstance
(
cpu_vectorize_info
,
dict
):
vectorize
(
ast
,
**
cpu_vectorize_info
)
vectorize
(
ast
,
**
cpu_vectorize_info
)
if
cpu_openmp
and
cpu_blocking
and
'
nontemporal
'
in
cpu_vectorize_info
and
\
cpu_vectorize_info
[
'
nontemporal
'
]
and
'
cachelineZero
'
in
ast
.
instruction_set
:
# This condition is stricter than it needs to be: if blocks along the fastest axis start on a
# cache line boundary, it's okay. But we cannot determine that here.
# We don't need to disallow OpenMP collapsing because it is never applied to the inner loop.
raise
ValueError
(
"
Blocking cannot be combined with cacheline-zeroing
"
)
else
:
else
:
raise
ValueError
(
"
Invalid value for cpu_vectorize_info
"
)
raise
ValueError
(
"
Invalid value for cpu_vectorize_info
"
)
elif
target
==
'
llvm
'
:
elif
target
==
'
llvm
'
:
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment