Skip to content
Snippets Groups Projects
Commit 0a34fa88 authored by Markus Holzer's avatar Markus Holzer
Browse files

Debug checking

parent 3900571b
No related branches found
No related tags found
1 merge request!275WIP: Revamp the type system
......@@ -77,6 +77,8 @@ class CachelineSize(ast.Node):
def vectorize(kernel_ast: ast.KernelFunction, instruction_set: str = 'best',
assume_aligned: bool = False, nontemporal: Union[bool, Container[Union[str, Field]]] = False,
assume_inner_stride_one: bool = False, assume_sufficient_line_padding: bool = True):
# TODO we first introduce the remainder loop and then check if we can even vectorise. Maybe first copy the ast
# and return the copied version on failure
"""Explicit vectorization using SIMD vectorization via intrinsics.
Args:
......
......@@ -81,9 +81,10 @@ def test_strided(instruction_set, dtype):
ps.show_code(ast)
func = ast.compile()
ref_func = ps.create_kernel(update_rule).compile()
ref_config = pystencils.config.CreateKernelConfig(default_number_float=type_string)
ref_func = ps.create_kernel(update_rule, config=ref_config).compile()
arr = np.random.random((23 + 2, 17 + 2)).astype(npdtype)
arr = np.full((23 + 2, 17 + 2), 0.13).astype(npdtype)
print("sum arr: ", np.sum(arr))
# print("arr type: ", arr.dtype)
dst = np.zeros_like(arr, dtype=npdtype)
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment